Click here for EDACafe
Search:  
Click here for IBSystems
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Audio | Forums | News | Resources |
  Check Email | Submit Material | Universities | Books | Events | Advertise | PCBCafe| Subscription | techjobscafe |  ItZnewz  |  RSS  |
Celoxica Video & Imaging IP
www.mentor.com/dft
Enter to Win an iPod nano
Subscribe to the CafeNews for your chance to WIN!
 EDACafe  - Innovation Through Collaboration EDA Portal, EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups, Electronic Design Automation.
Review the article and give us your feedbackeMail Article to a friend Printer Friendly version of the Article

EVE Adopts Verific HDL Component Software; Verific's Tools Serve as Front End for EVE's ZeBu Hardware-Assisted Verification Platform



Rate This Article
Excellent
Good
Average
Bad
Poor
ALAMEDA, Calif.—(BUSINESS WIRE)—Dec. 8, 2005— Verific Design Automation today said that EVE (Emulation and Verification Engineering) has licensed its hardware description language (HDL) Component Software to serve as the register transfer level (RTL) front end for EVE's hardware-assisted verification platform.

EVE has integrated Verific's C++ source code-based parsers, analyzers and elaborators for Verilog, SystemVerilog and VHDL with its ZeBu (for Zero Bugs), a high-performance emulation platform that enables simultaneous hardware and embedded software verification. EVE's fully automated compiler parses RTL code and partitions it for parallel synthesis, dramatically accelerating set-up time prior to emulation.

Dr. Luc Burgun, EVE's chief executive officer and president, remarks: "Verific's HDL Component Software has become the industry standard and for good reason. The software is first rate and the support is outstanding. Verific is an excellent development partner."

"EVE stands out for its continuing innovation and creativity," adds Michiel Ligthart, Verific's chief operating officer. "It sets the pace for verification advances by expanding the technical capabilities of emulation and we're delighted to support its achievements."

About Verific Design Automation

Verific Design Automation was founded in 1999 by electronic design automation (EDA) industry veteran Rob Dekker. It develops and sells C++ source code-based SystemVerilog, Verilog and VHDL front ends -- parsers, analyzers and elaborators -- as well as a generic hierarchical netlist database for EDA applications. Verific's technology has been licensed in many applications, combined shipping more than 45,000 end-user copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: info@verific.com. Website: http://www.verific.com.

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.



Contact:
Public Relations for Verific
Nanette Collins, 617-437-1822
Email Contact

Rating:


Review ArticleBe the first to review this article
www.mentor.com/dsm


Click here for Internet Business Systems Copyright 1994 - 2006, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  TechJobsCafe  GISCafe  MCADCafe  NanoTechCafe  PCBCafe  
  Privacy Policy